We propose an efficient dynamic hash index structure suitable for a NAND flash memory environment. Since write operations incur significant overhead in NAND flash memory, our design of index structure focuses on minimizing the number of write operations for hash index updates. Through a set of extensive experiments, we show the effectiveness of the proposed hash index structure in a NAND flash memory environment. key words: NAND flash, dynamic hashing, index structure
Introduction
With the advance of CPU and memory technology, the era of ubiquitous computing has emerged. NAND flash memory plays a major role in ubiquitous computing because of its high capacity, low-energy consumption, and shock resistance. Today's mobile devices such as mp3 players, cellular phones and PDAs can have several gigabytes of storage capacity. Users fill the devices with floods of data, and then browse and enjoy. These smart gadgets rapidly take their own positions in data processing which were only available to PCs or servers.
As its capacity increases and price drops dramatically, NAND flash memory is considered as an alternative to replace hard disks in many applications. Furthermore, unlike DRAM and SRAM, NAND flash memory is non-volatile, meaning that it does not lose its contents even when the power is turned off. As a result, more data and its associated indices are stored in NAND flash memory.
An index is required to speed up the accesses to data. The hash index is a popular index structure that can provide O(N) construction time and O(1) lookup time. Hash indices are widely used in various applications, especially those that do not require range queries.
However, when we bring the indexing mechanism into the NAND flash memory environment, we must consider the following distinguished characteristics of NAND flash memory [1] . a) A write operation is much slower than a read operation and consumes much energy. b) Overwriting a page, where a page is the unit of read and write operation of NAND flash memory, must be preceded by erasing a block. Here, a block consists of multiple pages and is the unit of erase operation of NAND flash memory. An erase operation is even much slower than a write operation. c) The number of write-erase cycles for a block is limited to 10,000-100,000. When a hash index is implemented on NAND flash memory, each page of NAND flash memory is used to store a hash bucket. Suppose that a hash bucket B is updated by insertion or deletion. We may not update the hash bucket B in place on flash memory since erase-and-write process for each page update can incur significant overhead. So we need to write a new bucket B for updating B and invalidate B afterwards. Piggybacking update, i.e. grouping multiple write operations as one using a sort of write cache, is not feasible for this problem since proper hash functions should exhibit randomness of key distribution.
In this paper, we propose a dynamic hash index structure for NAND flash memory environment, called the Multi Level Dynamic Hash index (MLDH). MLDH has O(N log N) construction time and O(log N) lookup time. Though this time complexity is a bit higher than that of the traditional hash index, we will show through performance experiments that MLDH outperforms the traditional hash index for constructing hash buckets into flash memory in most cases.
The decision of where to focus -lookup or updatemay be up to the system designer. If one must consider the time for updating operations is more critical and O(log N) lookup time is acceptable, MLDH can be a viable candidate for an index structure in the flash memory environment since MLDH has low update latency and provides better durability than the conventional hash indices.
Related Work
There has been some work on flash memory friendly index structure, mainly for the B-tree. BFTL [2] tries to reduce write operations by keeping information about changes made to the index in RAM. µ-tree [3] tries to reduce write operations by clustering the related hierarchical subset of Btree nodes into the same page. They address the same performance issue caused by multiple write operations in updating B-trees. Unlike tree-type indices, there has been no outstanding work on reducing write operations for the hash index in flash memory environment.
Much work on dynamic hashing has been conducted. Extendible hashing [4] uses a contiguously allocated directory whose size changes by factors of two. Linear hashing [5] increases the number of hash buckets linearly when hash bucket utilization reaches certain thresholds. These Copyright c 2009 The Institute of Electronics, Information and Communication Engineers two schemes dynamically index data with a similar performance. But overhead of directory space keeps Extendible hashing from use in certain condition.
Proposed Index Structure
We propose the Multi Level Dynamic Hash index (MLDH), which is a dynamic hash index structure for flash memory environment.
Definition
Let H be a hash index, which consists of one or more hash buckets. Let |H| be the number of hash buckets in H. The capacity of a hash bucket, denoted by B Cap , is the maximum number of keys it can store. Util is the storage utilization factor of a hash bucket set by the user. Let h be a hash function that generates b-bit binary integers. Then, MLDH is defined as follows.
where I Mem is an arbitrary structured index maintained in RAM and H i is a read-only hash index stored on flash memory where
Here, i is called the level of H i . Each hash bucket of H i is identified by a bucket number ranging from 0 to 2
, a hash function h i is used, which is defined as h i (K) = the first i bits of h(K). Each hash bucket of H i stores keys whose hash values produced by h i match its bucket number. I Mem can contain B Cap × Util keys at most. Figure 1 shows an example of a MLDH, where
Insert and Lookup
If a key is inserted, we insert the key to I Mem in RAM. As keys are inserted, I Mem grows. When the number of keys in I Mem reaches B Cap × Util, we merge I Mem with a set of hash indices S on flash memory to produce a new hash index H Merged , where S = {H i | 0 ≤ i < n, where n is the smallest integer such that H n MLDH}. (The detail of the merge procedure will be described in Sect. 3.3.) After merging, H Merged is written to flash memory and becomes a 
Merge
The algorithm in Fig. 2 describes the procedure for merging I Mem with H 0 , . . ., H n−1 to produce H n . The algorithm produces H n by constructing the 2 n hash buckets of H n one by one into flash memory from I Mem , P 0 , P 1 , . . . , P n−1 , where P i (0 ≤ i < n) is a buffer that contains keys from a certain hash bucket of H i . Initially, we copy the keys from the first hash bucket of each H i (bucket number 0) into each P i . Then, we construct the first hash bucket of H n (bucket number 0) from I Mem , P 0 , P 1 , . . . , P n−1 . After constructing the first hash bucket of H n , we proceed to construct the next hash bucket of H n (bucket number 1). If the keys in a certain P i cannot be used anymore to construct the current hash bucket of H n , then we remove all keys from P i and copy the keys from the next hash bucket of H i into P i (line 13-18). For example, suppose that we are to construct the fifth hash bucket of H 3 (bucket number 4) after the first to fourth hash buckets of H 3 have been constructed. At that time, P 1 and P 2 contain the keys from the first hash bucket of H 1 (bucket number 0) and the second hash bucket of H 2 Fig. 2 Merge procedure.
(bucket number 1), respectively. That is, P 1 and P 2 contain keys whose hash values start with '0' and '01,' respectively. Because they cannot be used anymore to construct the fifth hash bucket of H 3 , which stores keys whose hash values start with '100,' we remove all keys from P 1 and P 2 , and copy the keys from the next hash bucket of H 1 (bucket number 1), and the next hash bucket of H 2 (bucket number 2), into P 1 and P 2 , respectively. Note that those hash buckets of H 1 and H 2 contain keys whose hash values start with '1' and '10,' respectively. Then, we construct the fifth hash bucket of H 3 from I Mem , P 0 , P 1 , and P 2 .
If N is the number of keys in H n , the algorithm has O(N) time complexity in terms of I/O operations, since all hash buckets of H 0 , . . . , H n−1 are read just once from flash memory and all hash buckets of H n are written just once to flash memory.
Caching
Unlike traditional hash indices, caching can be applied to MLDH in order to improve performance. Caching is not very helpful in traditional hash indices because traditional hash indices do not exhibit any locality of reference. However, in MLDH, the H i 's with the lowest levels are more frequently read and written to flash memory than others. For example, for merge operations, H 0 is accessed two times more than H 1 , H 1 is accessed two times more than H 2 , H 2 is accessed two times more than H 3 , and so on, as will be described in Sect. 3.5. Furthermore, the H i 's with the lowest levels are read more frequently than others because H i 's are searched in order of increasing level to find a key. Therefore, in MLDH, the H i 's with the lowest levels can be cached with a small amount of main memory to facilitate performance improvement.
Analysis
We analyze MLDH in comparison to the static hash index, denoted by ST, since no dynamic hashing can perform better than static hashing if a given number of keys can be hashed statically well. We compare the number of flash write operations for constructing hash buckets in MLDH with that in ST. We count only flash write operations since the number of flash read operations is proportional to that of write operations.
To When H k is produced by a merge operation, the number of flash write operations is |H k | = 2 k . Suppose that we cache the C hash indices with the lowest levels, i.e., H 0 , H 1 , . . . , H C−1 , in RAM. Then, the number of flash write operations W becomes as follows.
Though MLDH has O(N log N) construction time, if 
Delete
If a key is deleted, we insert the key into I Mem with a deletion mark, instead of deleting the key from H i 's on flash memory. If the key is in I Mem , we simply delete the key from I Mem . As a result, the same key can appear in more than one H i or I Mem with different marks. If the same key is encountered in more than one H i or I Mem to be merged during the merge process, we resolve this problem by selecting the key in the H i with the lowest level among those containing the key. (We assume that the level of I Mem is lower than that of H 0 .) If bucket utilization goes below a given threshold after merging due to keys with deletion marks, we reorganize hash buckets to eliminate underflow buckets.
Experimental Results
In order to show the suitability of MLDH on NAND flash memory, we implemented MLDH and ST on a NAND flash simulator and conducted trace-driven simulation with the following datasets. a) Synthetic traces per each operation: We prepared 3 traces for Insert, Delete, and Lookup, respectively. Insert trace inserts 1 million randomly generated records. Delete trace deletes random 0.5 million records from the index after Insert trace completes. Lookup trace retrieves 10 million records according to the Pareto distribution from the index after Insert trace completes. b) Real traces of index operations from Reiser file system: Three traces are prepared from instrumented Reiser file system to measure overall performance for real workloads [3] . Table 1 summarizes the characteristics of each trace. In the experiments, we used a page size of 4K bytes and a record size of 16 bytes (i.e., B Cap = 256). We set C and Util to 3 and 70%, respectively. Figures 3(a) and (b) show the result for Synthetic traces. ML denotes MLDH. Figure 3(b) shows the combined latency for read and write operations with 165.6 µs per 4 KB read and 905.8 µs per 4 KB write [6] . For Insert and Delete traces, MLDH outperforms ST substantially even by orders of magnitude. For Lookup trace, MLDH performs worse due to multiple hash lookups. Figure 4 shows the performance of MLDH and ST on Real traces. The experimental result shows that MLDH reduces write operations and performs better, even though Real traces have many lookups.
Conclusion
We proposed an efficient NAND flash-optimized hash index structure. The proposed hash index structure completely eliminates in-place writes for index updates. Consequently, the proposed index structure can minimize the number of write operations and improve the performance of NAND flash-equipped devices.
